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Abstract 
In this letter we utilize the novel digital 
techniques (TW, DRMC, DS) to improve the 
sensitivity of the limiting arnp1iE::. The Time 
Window (TW) technique can ignore the positive 
& negative trigger noises within the window 
close time. The Delay Racing Memory Counter 
(DRMC) technique can eliminate the positive 
trigger noises within the window open time. The 
Delay Sum (DS) technique can solve the 
negative trigger noise around the signal 
transition from Iow to high. The experimental 
results are also presented. 
Zndexing terms: Limiting 
Techniques 
Amplifiel; Digital 
1. Introduction 
This letter proposes novel digital techniques ( the 
Time Window (TW), the Delay Racing Memory 
Counter (DRMC) and the Delay Sum (DS) 
techniques) to process the positive and negative 
trigger noises while the received signal being 
weak at the input of the conventional limiting 
amplifier [l], [2] to improve the receiving 
sensitivity as shown in Fig. 1. The T W  technique 
can ignore the positive & negative trigger noises 
(i.e., (a) and (b) in Fig.1) within the window 
close time (twindow) by the time window counter. 
The DRMC technique can eliminate the positive 
trigger noises (i.e., (c )  in Fig.1) within the 
window open time (to,,) by the delay racing 
memory counter. The DS technique can filter out 
the negative trigger noises around the signal 
tr-..sition from low to high (i.e., (d) in Fig.1) by 
the delay sum circuit. 
2. System Description 
The system block diagram for the high 
sensitivity limiting amplifier is shown in Fig.2. 
The input signal from the output of conventional 
limiting amplifier is put to the DS circuits with 
the delay value omsum. Then the signal is 
processed by the DRMC (delay value ofbelay, 
logic circuit and the memory counter with the 
size of Nbit bits) and TW (the time window 
counter with the size of NB bits, the threshold 
value of time window, NTH, and master-slave T- 
FF) circuits as shown in Fig.2. Finally, we can 
get the output signal by half the frequency of 
input signal without suffering from those trigger 
noises generated at the received weak signal. 
3. Circuit Design 
The high sensitivity limiting amplifier circuit is 
implemented by the ALTERA ship 
(EPM7128ELC84-15) in terms of TTXz)L as 
shown in Fig.3. We use the dual window 
counters (TWINDOWO and TWINDOW1 with 
the threshold of N T ~  ) to control the TW circuits. 
The simulated trigger noises are added to the 
input signal by the SNXOR. Then the noisy 
signal (XOROUT) is put to the DS circuits to 
filter out the negative trigger noises around the 
signal transition from low to high. The OROUT 
is input to DRMC circuits with two memory 
counters ( SCOUNTO and S-DCOUNT1 for the 
signal without and with delay, respectively). The 
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Fig1 The Signal and Trigger Noises at the Output of Limiting Amplifier. twindow is the Window Close 
Time. toFn is the Window Open Time 
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Fig.2 The Block Diagram for the Time Window, the Delay Racing Memory Counter, and the Delay 
Sum Techniques. 
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SUBTRACT ( = SCOUNTO-S-DCOUNTI) and 
MONITOR (when the input is equal to or not 
equal to 111111, this circuit will decide the 
received signal is data or noise, respectively ) 
will eliminate the positive trigger noises within 
the window open time. The decision signal (i.e., 
111111 is detected) from the MONITOR will 
force the CHANGE to alternate its output and 
this will generate the output signal without 
trigger noises by the half frequency of the input 
signal. 
4. Experimental Results 
The experimental results for the input signal of 
183.48Hz and the clock of 8KHz (CLK) with 
thensum = 230us, Odela,= lous andonoise  Ius are 
shown in Fig.4. The sizes of the memory counter 
and th: :ime window counter are chosen to be 
6bits ( NB= Nbi,=6). The threshold value of time 
window, NTH is set to be 37 (100100). The 1 and 
2 in Fig.4 represent the signal without and with 
the trigger noises, respectively. The 3 in Fig.4 
represents the total window time for the TW to 
be 5.45ms with the window close time in terms 
window time ) and the window open time in 
terms of “1” (&,,=0.7msr 12.84% of the total 
window time). The 4 in Fig.4 represents the 
output signal frequency of the high sensitivity 
limiting amplifier to be 91.74Hz without the 
trigger noises. 
of “0” (Llndow=4.75mS, 87.16% of the tohi 
5. Conclusions 
The high sensitivity limiting amplifier with the 
novel digital techniques (TW, DRMC, DS) are 
proposed in this letter. Those techniques can 
eliminate the positive & negative trigger noises 
within the conventional limiting amplifier. The 
TW , DRMC and DS can deal with the positive 
& negative trigger noises within the window 
close time, the positive trigger noises within the 
window open time, and the negative trigger noise 
around the signal transition from low to high, 
respectively. Then we can get the output signal at 
this high sensitivity limiting amplifier without 
being contaminated by the trigger noises. These 
techniques are implemented by the ALTER4 
chip and experimental results are given for the 
input signal frequency of 183.48Hz and the clock 
andonoise < Ius to obtain the output noise free 
of 8-2 ( CLK ) with os,, = 230 US, Odela,= 1oUS 
signal of this novel high sensitivity limiting 
amplifier with the frequency of 9 1.74Hz. 
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Fig.4 Experimental Results for the High Sensitivity Limiting Amplifier. 
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